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Abstract—Contrary to the phase-locked loop (PLL), which
has almost reached a mature stage of development in power
and energy applications (particularly in three-phase systems),
the frequency-locked loop (FLL) is not a mature technique yet.
This is probably because of the implementation of FLLs in the
stationary reference frame which makes their modeling, tuning,
and performance enhancement more complicated than PLLs. The
aim of this paper is conducting a research on three-phase FLLs.
Providing a review of recent advances, introducing the concept of
inloop filter for designing more advanced FLLs, demonstrating
the FLL modeling and tuning in the presence of an inloop filter,
analyzing the advantages and disadvantages of using an inloop
filter in the FLL structure, and establishing a connection between
FLLs and PLLs are the main parts of this research.
Index Terms—Complex coefficient filter, frequency-locked loop
(FLL), phase-locked loop (PLL), synchronization, three-phase
systems.
I. INTRODUCTION
I IN RECENT YEARS, a large number of synchronizationtechniques have been proposed. Closed-loop synchroniza-
tion (CLS) techniques (which mainly include phase-locked
loops (PLLs) [1], frequency-locked loops (FLLs) [2], [3], and
integrated synchronization and control approaches [4]) and
open-loop ones [5] are two major categories of synchronization
techniques.
FLLs and PLLs are both nonlinear negative-feedback con-
trol systems that synchronize their output(s) with their input(s).
The main difference between these techniques lies in their
working frame. Generally speaking, PLLs are implemented in
the synchronous (dq) reference frame, while FLLs are realized
in the stationary (αβ) reference frame1.
Focusing on power applications, PLLs have almost reached
a mature stage of development. This is particularly true for the
three-phase applications. A very large number of PLLs with
distinctive characteristics have been designed by independent
research groups in recent years, which can effectively reject
the grid voltage disturbances and, at the same time, provide a
fast dynamic response and an adequate stability margin. This
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1Very recently, some attempts for implementing synchronous-reference
frame FLLs have been made [6].
makes a further contribution to the field difficult.2 The PLLs
owe this accelerated development to a high extend to their
working frame, which is the dq frame. A review of recent
advances in three-phase PLLs can be found in [1].
Designing FLLs for power applications dates back to less
than twenty years ago. They are, contrary to PLLs, are not a
mature technique yet. The slow development of the FLLs com-
pared to PLLs is mainly attributable to their working frame.
Roughly speaking, designing a controller/compensator/filter in
the αβ frame is more complicated than designing that in the dq
frame. Besides, the implementation of FLLs in the αβ frame
makes their small-signal modeling and, therefore, stability
analysis and tuning procedure more complicated. These facts
highlight the importance of further contributions to facilitate
the modeling procedure of FLLs and enhance their filtering
capability.
This paper focuses on three-phase FLLs and makes the
following contributions.
1) A review of recent advances on FLLs is provided (see
Section II).
2) The concept of inloop filter to enhance the disturbance
rejection capability of FLLs is presented (see Section
III). As design examples, using the cascaded αβ-frame
delayed signal cancelation (αβDSC) operators [7]–[9]
and a first-order complex bandpass filter (CBF) as the
FLL inloop filters is proposed, and the FLL modeling,
stability analysis, and tuning procedure in the presence
of these inloop filters are demonstrated (see Section
III-A). A performance comparison between the designed
advanced FLLs and a standard FLL is also conducted
to highlight their advantages and disadvantages (see
Section III-B).
3) The relation between FLLs and PLLs with inloop filters
are demonstrated (see Section IV).
4) It is finally shown that a recently designed advanced
FLL in [2] is actually an FLL with the inloop CBF.
Therefore, it can be modeled and tuned by following
the same procedure proposed here (see Section V).
II. REVIEW OF RECENT ADVANCES
Fig. 1(a) illustrates a standard three-phase FLL. k and λ are
the control parameters of this FLL, and θ̂1, ω̂g , and V̂1 denote
the estimated phase, frequency, and amplitude, respectively.
The standard FLL is implemented by using a reduced-order
generalized integrator (ROGI) [10] in the forward path of a
2Only potential research opportunities in the field seem to be those focused
on the modeling and stability analysis of PLLs, particularly by considering
their dynamic interaction with power converters.
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Fig. 3. An FLL with enhanced DC offset rejection capability.
unity feedback control loop for extracting the grid voltage
fundamental component and a frequency estimator for adjust-
ing its center frequency. The historical development of this
structure has been explained in [2].
In [1], a small-signal model for the standard FLL is derived
as shown in Fig. 1(b). As this model is the same as that of
the synchronous-reference frame PLL (SRF-PLL)3 illustrated
in Fig. 2, it is conducted that the standard FLL and this
SRF-PLL are equivalent systems. The assumptions behind
this equivalence are kp = kv = k and ki = λ, where kp
and ki are the proportional and integral gains of the SRF-
PLL, respectively, and kv is the low-pass filter (LPF) cutoff
frequency in the SRF-PLL amplitude estimation loop. This
equivalence implies that the standard FLL, like a simple SRF-
PLL, has a very limited filtering capability. To tackle this
problem, some attempts have been made recently. In what
follows, these efforts are briefly explained.
To enhance the FLL DC-offset rejection capability, two
integrators (as highlighted in Fig. 3) may be included in the
3This SRF-PLL has a small difference compared to the standard SRF-PLL
[11]. In this version, the output of the integrator of the proportional-integral
(PI) controller is considered as the estimated frequency.
standard FLL structure [12]–[14]. These integrators provide an
estimation of the grid voltage DC component and, therefore,
completely reject its disturbing effect on the FLL performance.
They, however, may slightly degrade the FLL harmonic filter-
ing capability and high-frequency noise immunity. Notice that
using these integrators mathematically equivalent to including
two high-pass filters inside the FLL control loop.
To enhance the FLL imbalance and harmonic filter-
ing capability, a parallel configuration of two or more
first-order CBFs4 with a cross-feedback network may be
used [13]–[17]. Fig. 4 illustrates the simplest possible
case, which includes two units for detecting and sepa-
rating the fundamental-frequency positive-sequence (FFPS)
and fundamental-frequency negative-sequence (FFNS) com-
ponents. Notice that the frequency detector is connected to
the main unit, i.e., the unit that extracts the FFPS component.
The main advantage of this approach is that a parallel unit,
in addition to making the main unit immune to the disturbing
effect of the grid voltage imbalance or a harmonic component,
extracts that disturbance component. Therefore, it may be used
as a signal decomposition technique. The main limitation is
that removing/extracting an additional disturbance component
requires an extra unit, which increases the computational
burden. It is worth mentioning here that a direct discrete-time
implementation of this idea has been proposed in [18].
In [19], including an additional degree of freedom (which
is a complex gain from the signal processing point of view)
to the standard FLL structure is suggested. Fig. 5 illustrates a
possible implementation of this idea. According to [19], using
this extra degree of freedom, placing the closed-loop poles
can be performed more optimally, which results in a dynamic
performance enhancement without significantly affecting the
filtering capability.
In [2], a resemblance between a first-order CBF5, which is
the basic building block of the standard FLL, and a first-order
LPF is established. It is discussed that a first-order CBF is
realized by replacing the pure integrator of a first-order LPF
by a ROGI. Therefore, a second-order CBF, which is called the
second-order sequence filter (SOSF) in [2], may be constructed
by replacing two pure integrators of a second-order LPF by
two ROGIs. Fig. 6 illustrates a SOSF-based FLL (SOSF-FLL),
which is realized by adding the phase/frequency/amplitude
detection parts of the standard FLL to the SOSF.
4Using a ROGI in a unify feedback structure results in a first-order CBF.
5It is called the sinusoidal first-order system in [2].
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Fig. 6. Block diagram of the SOSF-FLL.
III. CONCEPT OF INLOOP FILTER IN FLLS
If it is assumed that the estimated frequency ω̂g is a constant,
the output signals of the ROGI in Fig. 1(a) can be expressed
in the space vector notation as




s− jω̂g + k︸ ︷︷ ︸
Gαβ(s)
(vα(s) + jvβ(s))︸ ︷︷ ︸
~vαβ(s)
. (1)
The transfer function Gαβ(s) describes a first-order CBF
with the center frequency at ω̂g . This filter passes the FFPS
component and attenuates other frequency components. The
attenuation level highly depends on the CBF bandwidth. The
































Fig. 7. Standard FLL with an inloop filter.































Fig. 8. Frequency response of two cascaded αβDSC operators with the delay
factors 4 and 24.
CBF bandwidth, but at the cost of degrading its dynamic
behavior.
Inspired by the concept of inloop filter in PLLs, a filtering
stage may be included in the FLL control loop to enhance
its filtering capability. The general structure of the standard
FLL with an inloop filter can be observed in Fig. 7. Notice
that the FLL acts on the fundamental component of the error
signals (eα and eβ) in the estimation of the grid voltage
fundamental parameters and, therefore, the inloop filter should
pass this component as fast as possible, preferably without
any change. Besides, the error signals contain all disturbances
of the grid voltage (probably with a slight change in the
magnitude and initial phase) and, consequently, the inloop
filter should attenuate/reject them. Considering these facts, it
can be concluded that the FLL inloop filter should be a band-
pass-like filter that passes the FFPS component and blocks
anticipated disturbances of the grid voltage. There are a large
number of filters that may satisfy these conditions. Indeed,
most filters that have been proposed as the PLL prefiltering
stage may be employed as the FLL inloop filter. A review of
all these filters can be found in [1]. The filtering techniques
presented in [20] may also be interesting options. In what
follows, as design examples, employing the αβDSC operators
[7], [8] and a first-order CBF as the FLL inloop filter is
considered.
A. Design Examples
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Fig. 9. (a) FLL with inloop αβDSC operators (briefly called the DSC-FLL), and (b) its small-signal model.
1) FLL With Inloop αβDSC Operators: The αβDSC oper-
ator is a non-recursive filter which may be used for different
signal processing tasks. When extracting the FFPS component
and rejecting disturbances such as harmonics, grid voltage










where T and n denote the fundamental period and the operator
delay factor, respectively. Notice that the operator filtering
capability depends on its delay factor. Also notice that a single
operator may not be able to block all concerned disturbances,
and often two or more operators with different delay factors are
cascaded to reject them. Selecting the number and delay factor
of cascaded operators depends on the expected disturbances in
the FLL input. Here, a typical case (the presence of harmonics
of order h = −5,+7,−11,+13, · · · and the FFNS compo-
nent) is considered. Removing these disturbances requires two
cascaded αβDSC operators with delay factors of 4 and 24.
Fig. 8 illustrates the frequency response of these operators. It
can be seen that they pass the FFPS component and reject the
concerned disturbances. In addition to the concerned dominant
disturbances, some other disturbance components are also
rejected.
Fig. 9(a) illustrates the standard FLL with these two oper-
ators as its inloop filter. This structure is briefly referred to
as the DSC-FLL. The small-signal model of this FLL can be
obtained as shown in Fig. 9(b). Developing this model can
be carried out following a similar procedure as that described
in Appendix A. In this appendix, the modeling of a standard
FLL with a single inloop αβDSC operator is presented.
Using Fig. 9(b), the phase open-loop transfer function of
















Replacing the delay terms in (3) by their first-order Padé
approximations (i.e., e−
Ts
4 ≈ 1−Ts/81+Ts/8 and e

























Now, according to the symmetrical optimum method [21],






















jump happens  
Fig. 10. Accuracy evaluation of the DSC-FLL model. The frequency jump, for
the sake of clarity, is exaggeratedly large. Happening such a large frequency
change is very unlikely in practice.





where g = tan(PM)+1/ cos(PM) is the phase margin (PM)
determining factor. A PM equal to 45◦ (which corresponds to
the optimum damping factor 1/
√
2 for the closed-loop poles)
is recommended in [22]. By following this recommendation,
the control parameters can be calculated as k = 142 and λ =
8354.
The accuracy evaluation of the DSC-FLL model seems nec-
essary here because tuning the control parameters was based
on this model. Fig. 10 compares the phase error response of the
DSC-FLL under frequency/phase jumps with that predicted by
its model. These results confirm that the DSC-FLL model is
very accurate. The model can also accurately predict the DSC-
FLL dynamic behavior in response to an amplitude change.
The results of this test, however, are not shown to save the
space.
2) FLL With Inloop CBF: A first-order CBF with the center
frequency at the fundamental frequency ωg may also be a good
option for the FLL inloop filter. Equation (6) describes such
a CBF in the Laplace domain, in which ωp is the CBF cutoff
frequency, and Fig. 11(a) illustrates the standard FLL with this
CBF as its inloop filter.
CBF (s) =
ωp
s− jωg + ωp
(6)
Notice that the cutoff frequency ωp determines the CBF
filtering capability. This fact is clear from Fig. 12, which
shows the CBF frequency response for different values of ωp.
Therefore, to enhance the FLL disturbance rejection capability,
the cutoff frequency ωp should be as low as possible.
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Fig. 11. (a) FLL with an inloop CBF (briefly called the CBF-FLL), and (b) its small-signal model.































Fig. 12. Frequency response of (6) for different values of ωp.
Fig. 11(b) shows the small-signal model of the CBF-FLL.
Deriving this model is based on the general approach presented
at the end of Appendix A. Based on this model, the phase











Notice that this transfer function is similar to (4), i.e., the
phase open-loop transfer function of the DSC-FLL. Therefore,
to have a fair condition of comparison, the same control
parameters as those of the DSC-FLL are selected for the CBF-








The accuracy assessment of the CBF-FLL model is carried
out under the same tests as those used for the accuracy
evaluation of the DSC-FLL model (Fig. 10). Fig. 13 shows
the results of this assessment. The model is obviously very
accurate.




















jump happens  
+5 Hz frequency
jump happens




Standard FLL k = 160, λ = 12791
DSC-FLL k = 142, λ = 8354
CBF-FLL k = 142, λ = 8354, ωp = 343 rad/s
B. Performance Comparison
1) Theoretical Comparison: Table I summarizes the con-
trol parameters selected for the standard FLL, DSC-FLL,
and CBF-FLL, and Table II shows the characteristic transfer
functions of these FLLs. These transfer functions can be
obtained using the small-signal models of these FLLs. Using
this information, the frequency response of these characteristic
transfer functions can be obtained as shown in Fig. 14. Based
on these Bode plots, the following observations are made:
• The DSC-FLL and CBF-FLL have a lower stability
margin than the standard FLL. To be more exact, the PM
of the DSC-FLL and CBF-FLL (according to their phase
open-loop Bode plots) are 43.7◦ and 45◦, respectively,
while the PM of the standard FLL is 65.5◦. This result
was expected because, as shown in Fig. 9(b) and Fig.
11(b), the inloop filter causes a phase delay in the DSC-
FLL and CBF-FLL models. Considering that the PM of a
control system is correlated with its overshoot in response
to a step input, it can be concluded that the DSC-FLL and
CBF-FLL experience a larger overshoot than the standard
FLL in response to phase jumps.
• The DSC-FLL and CBF-FLL have a very close frequency
response in the low-frequency range (i.e., the frequencies
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TABLE II
CHARACTERISTIC TRANSFER FUNCTIONS OF FLLS. OLTF=OPEN-LOOP TRANSFER FUNCTION, CLTF=CLOSED-LOOP TRANSFER FUNCTION.



































Fig. 14. Frequency response of the characteristic transfer functions of the standard FLL, DSC-FLL, and CBF-FLL.
lower than the fundamental frequency). Consequently, a
close dynamic behavior for these two FLLs is expected.
• The settling time of the standard FLL is predicted to
be close to that of the CBF-FLL and DSC-FLL because
the closed-loop frequency responses of all of them have
almost the same bandwidth.
• The DSC-FLL, thanks to its αβDSC operators, offers the
best disturbance rejection capability. The CBF-FLL has
the second best performance, and the standard FLL has
the worst performance.
2) Experimental Comparison: In this section, an experi-
mental performance comparison between the standard FLL
[Fig. 1(a)], the DSC-FLL [Fig. 9(a)] and the CBF-FLL [Fig.
11(a)] is conducted. To perform the experimental tests, the
dSPACE 1006 platform is employed. The sampling frequency
in this study is 12 kHz. Table I summarizes the values of the
control parameters. The FLL input signals are generated using
the dSPACE.
The following tests are designed for the performance com-
parison between FLLs.
• Test 1: A +20◦ phase jump with a 0.5-p.u. symmetrical
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Fig. 15. Results of (a) Test 1 and (b) Test 2.
voltage sag occurs.
• Test 2: The grid voltage is distorted and unbalanced and,
at the same time, a +1 Hz frequency jump happens. The
magnitude of the FFPS and FFNS components in this test
are 1 p.u. and 0.1 p.u., respectively. The total harmonic
distortion of the phase A, B, and C are around 7%, 8.3%,
and 7.7%, respectively.
Results of Test 1 are shown in Fig. 15(a). As predicted
before, the DSC-FLL and CBF-FLL demonstrate a close
dynamic behavior, and all FLLs have a close settling time
(around two cycles). The DSC-FLL and CBF-FLL, however,
experience a larger phase overshoot. As explained before, this
is because of their lower PM.
Fig. 15(b) demonstrates the results of Test 2. All FLLs have
a close speed of response. The difference is that the DSC-FLL
effectively rejects disturbances, however, the standard FLL
suffers from rather large oscillatory ripples. The performance
of the CBF-FLL in this test is something between that of the
DSC-FLL and standard-FLL.
IV. RELATION BETWEEN FLLS AND PLLS
It is shown in [1] that the standard FLL [Fig. 1(a)] is
equivalent to the synchronous reference frame PLL (SRF-FLL)
[Fig. 2] if kp = kv = k and ki = λ. Therefore, there should be
a relation between the standard FLL and the SRF-PLL when
they employ inloop filters. Finding this relation is the objective
of this section.
As a case study, consider the DSC-FLL [Fig. 9(a)], which
is the standard FLL with two cascaded αβDSC operators as
its inloop filter. The small-signal model of this FLL is shown
in Fig. 9(b). An SRF-PLL that employs two cascaded dq-
frame DSC (dqDSC) operators6 as its inloop filter also has
the same model. The block diagram of such a PLL, briefly
called the DSC-PLL, is shown in Fig. 16(a). As the DSC-FLL
and the DSC-PLL both have the same small-signal model,
it seems safe to say that they are equivalent systems from
the small-signal point of view. The same conclusion can be
6A dqDSC operator is the dq-frame equivalent of the αβDSC operator
described in (2).
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Fig. 16. (a) SRF-PLL with inloop dqDSC operators, briefly called the DSC-PLL. (b) SRF-PLL with inloop LPFs, briefly called the LPF-PLL.































































































0.5-p.u. symmetrical voltage sag




























































































































































20° phase jump and 0.5-p.u. voltage sag













































































































































Distorted and imbalanced grid condition
(b)(a)
Fig. 17. (a) Performance comparison of the DSC-FLL and DSC-PLL in response to (a) 20◦ phase jump, (b) 0.5-p.u. symmetrical voltage sag, (c) +5−Hz
frequency jump, (d) 20◦ phase jump and, at the same time, 0.5-p.u. symmetrical voltage sag, and (e) harmonically distorted and imbalanced grid condition
under an off-nominal frequency (55 Hz). To highlight the differences, exaggeratedly large frequency drifts and highly distorted and imbalanced grid conditions
are considered in some tests. These situations rarely happen in practice.
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0.5-p.u. symmetrical voltage sag



























































































































































20° phase jump and 0.5-p.u. voltage sag













































































Distorted and imbalanced grid condition


































































Fig. 18. (a) Performance comparison of the CBF-FLL and LPF-PLL in response to (a) 20◦ phase jump, (b) 0.5-p.u. symmetrical voltage sag, (c) +5−Hz
frequency jump, (d) 20◦ phase jump and, at the same time, 0.5-p.u. symmetrical voltage sag, and (e) harmonically distorted and imbalanced grid condition
under an off-nominal frequency (55 Hz).
made about the CBF-FLL [Fig. 11(a)] and the LPF-PLL [Fig.
16(b)]. There are, however, some aspects that their models
cannot predict. This issue may result in a slight performance
difference between an FLL and its corresponding PLL. Some
numerical results are presented in what follows to highlight
these differences.
Figs. 17(a), (b), (c), and (d) compares the transient behavior
of the DSC-FLL and DSC-PLL in response to different tests.
These plots, particularly those shown in Fig. 17(d), demon-
strate a small dynamic performance difference between the
DSC-FLL and DSC-PLL. A reason is that, in both the DSC-
FLL and DSC-PLL, there is a coupling between the amplitude
and phase/frequency estimation dynamics, but this coupling is
not the same in them. This fact is immediately clear from the
amplitude normalization stages in the DSC-FLL and DSC-
PLL. Fig. 17(e) compares the steady-state performance of
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the DSC-FLL and DSC-PLL under a highly distorted and
imbalanced grid condition. The grid frequency is fixed at 55
Hz. No very large performance difference is observed between
them. The same conclusion can be made by comparing the
CBF-FLL and LPF-PLL. Fig. 18 demonstrates the results of
this comparison.
In summary, it can be concluded that the DSC-FLL and
DSC-PLL (CBF-FLL and LPF-PLL) are equivalent systems
from a small-signal perspective, and may demonstrate some
small differences in response to large disturbances.
V. COMPARISON OF CBF-FLL AND SOSF-FLL
Fig. 6, as mentioned before, illustrates the block diagram
of the SOSF-FLL. The complex signal flow graph description
of this structure is shown in Fig. 19(a). After some simple
manipulations, it can be represented as Fig. 19(b) and then as
Fig. 19(c). The scaler implementation of Fig. 19(c) is shown in
Fig. 19(d). This structure is exactly the same as the CBF-FLL
[Fig. 11(a)] if the following condition between the parameters







In summary, the SOSF-FLL and CBF-FLL are equivalent
systems if (9) holds. This equivalence can also be verified
numerically. To save the space, the numerical results are not
shown.
VI. CONCLUSION
In this paper, a research on three-phase FLLs was con-
ducted. First, a review of recent advances in the field was
performed. Then, the concept of inloop filter for designing
advanced FLLs was proposed. As design examples, the appli-
cation of the αβDSC operators and a first-order CBF as the
FLL inloop filters was considered and the FLL modeling and
tuning in the presence of these filters were performed. It was
then demonstrated theoretically and verified experimentally
that using an inloop filter enhances the disturbance rejection
capability of a standard FLL, but at the cost of reducing its PM
and, therefore, causing a larger phase overshoot during phase
jumps and faults. Some further evidence on the equivalence
of FLLs and PLLs was also given. Finally, it was proved that
the CBF-FLL and SOSF-FLL are equivalent systems.
APPENDIX A
MODELING OF A STANDARD FLL WITH A SINGLE INLOOP
αβDSC OPERATOR
To simplify the modeling of the DSC-PLL [Fig. 9(a)],
its basic version [see Fig. 20] that uses only one αβDSC
operator as the inloop filter, is modeled here. In the small-
signal modeling procedure, it is assumed that the αβ-axis input
and output signals are
vα(t) = V1 cos(θ1)
vβ(t) = V1 sin(θ1)
(10)
v̂α,1(t) = V̂1 cos(θ̂1)
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Fig. 19. (a) SOSF-FLL described with the complex signal flow graph, and
(b) and (c) its alternative representations. (d) scaler realization of Fig. 19(c).
where V1 (V̂1) and θ1 (θ̂1) denote the actual (estimated)
amplitude and phase, respectively, are all functions of time.
It is also assumed that the actual and estimated quantities are
very close.
A. Modeling of Amplitude Estimation Dynamics







Differentiating (12) with respect to time gives
˙̂
V1(t) =
v̂α,1(t) ˙̂vα,1(t) + v̂β,1(t) ˙̂vβ,1(t)
V̂1(t)
. (13)
where, according to Fig. 20,
˙̂vα,1(t) = −ω̂g(t)v̂β,1(t) + kv′α(t) (14)
˙̂vβ,1(t) = ω̂g(t)v̂α,1(t) + kv
′
β(t). (15)











v′α(t) = 0.5 [eα(t) +meα(t− T/n)−m′eβ(t− T/n)]
(17)
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Fig. 21. (a) Linearized model of Fig. 20, and (b) its alternative representation.
v′β(t) = 0.5 [eβ(t) +meβ(t− T/n) +m′eα(t− T/n)] .
(18)
Notice that eα(t) = vα(t) − v̂α,1(t) and eβ(t) = vβ(t) −












+V d1 (t) cos
(
θd1(t)− θ̂1(t) + 2π/n
)
−V̂ d1 (t) cos
(
θ̂d1(t)− θ̂1(t) + 2π/n
)]
(19)
where V d1 (t) = V1(t− T/n), V̂ d1 (t) = V̂1(t− T/n), θd1(t) =
θ1(t− T/n), and θ̂d1(t) = θ̂1(t− T/n).










V d1 (t)− V̂ d1 (t)
}]
. (20)
Based on (20), the linearized model predicting the amplitude
estimation dynamics can be derived as shown in Fig. 21.
B. Modeling of Phase/Frequency Estimation Dynamics
In this section, a small-signal model for predicting the phase
and frequency estimation dynamics is developed. During this
procedure, the amplitude dynamics are neglected.
Using Fig. 20, the equations representing its frequency




]2 [v′β(t)v̂α,1(t)− v′α(t)v̂β,1(t)] . (21)
















θ̂d1(t)− θ̂1(t) + 2π/n
)]
. (22)












Differentiating from the estimated phase angle, which is




























Using (23) and (24), the linearized model predicting the
phase/frequency estimation dynamics can be derived as shown
in Fig. 21.
A second look at Fig. 20 and its small-signal model, i.e., Fig.
21(b), suggests a general yet simple approach for modeling
FLLs with inloop filter. The FLL illustrated in Fig. 20, as
mentioned before, is a standard FLL with an αβDSC operator
as its inloop filter. And the small-signal model of this FLL
is the same as that of the standard one with the dq-frame
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equivalent of its inloop filter. Therefore, as a general modeling
approach, the small-signal model of the standard FLL with
an inloop filter can be obtained by including the dq-frame
equivalent of the inloop filter transfer function into the small-
signal model of the standard FLL. A hidden assumption here
is that the dq-frame equivalent of the inloop filter transfer
function is a real (as opposed to complex) coefficient filter.
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